00001
00002
00003
00004
00005
00006
00007
00008
00009
00010
00011
00012
00013 #ifndef QEMU_HPET_EMUL_H
00014 #define QEMU_HPET_EMUL_H
00015
00016 #define HPET_BASE 0xfed00000
00017 #define HPET_CLK_PERIOD 10000000ULL
00018
00019 #define FS_PER_NS 1000000
00020 #define HPET_NUM_TIMERS 3
00021 #define HPET_TIMER_TYPE_LEVEL 1
00022 #define HPET_TIMER_TYPE_EDGE 0
00023 #define HPET_TIMER_DELIVERY_APIC 0
00024 #define HPET_TIMER_DELIVERY_FSB 1
00025 #define HPET_TIMER_CAP_FSB_INT_DEL (1 << 15)
00026 #define HPET_TIMER_CAP_PER_INT (1 << 4)
00027
00028 #define HPET_CFG_ENABLE 0x001
00029 #define HPET_CFG_LEGACY 0x002
00030
00031 #define HPET_ID 0x000
00032 #define HPET_PERIOD 0x004
00033 #define HPET_CFG 0x010
00034 #define HPET_STATUS 0x020
00035 #define HPET_COUNTER 0x0f0
00036 #define HPET_TN_CFG 0x000
00037 #define HPET_TN_CMP 0x008
00038 #define HPET_TN_ROUTE 0x010
00039 #define HPET_CFG_WRITE_MASK 0x3
00040
00041
00042 #define HPET_TN_ENABLE 0x004
00043 #define HPET_TN_PERIODIC 0x008
00044 #define HPET_TN_PERIODIC_CAP 0x010
00045 #define HPET_TN_SIZE_CAP 0x020
00046 #define HPET_TN_SETVAL 0x040
00047 #define HPET_TN_32BIT 0x100
00048 #define HPET_TN_INT_ROUTE_MASK 0x3e00
00049 #define HPET_TN_CFG_WRITE_MASK 0x3f4e
00050 #define HPET_TN_INT_ROUTE_SHIFT 9
00051 #define HPET_TN_INT_ROUTE_CAP_SHIFT 32
00052 #define HPET_TN_CFG_BITS_READONLY_OR_RESERVED 0xffff80b1U
00053
00054 struct HPETState;
00055 typedef struct HPETTimer {
00056 uint8_t tn;
00057 QEMUTimer *qemu_timer;
00058 struct HPETState *state;
00059
00060 uint64_t config;
00061 uint64_t cmp;
00062 uint64_t fsb;
00063
00064 uint64_t period;
00065 uint8_t wrap_flag;
00066
00067
00068 } HPETTimer;
00069
00070 typedef struct HPETState {
00071 uint64_t hpet_offset;
00072 qemu_irq *irqs;
00073 HPETTimer timer[HPET_NUM_TIMERS];
00074
00075
00076 uint64_t capability;
00077 uint64_t config;
00078 uint64_t isr;
00079 uint64_t hpet_counter;
00080 } HPETState;
00081
00082 #if defined TARGET_I386 || defined TARGET_X86_64
00083 extern uint32_t hpet_in_legacy_mode(void);
00084 extern void hpet_init(qemu_irq *irq);
00085 #endif
00086
00087 #endif